

**REMARKS**

Claims 1 and 8 are rejected under 35 U.S.C. §112, second paragraph, as being indefinite for using the relative term “substantially.” This rejection is traversed by amendments to claims 1 and 8 because the term “substantially” is deleted from the claims.

Accordingly, the rejection of claims 1 and 8 under 35 USC 112, second paragraph, is believed overcome.

Claims 1-3 and 7 are rejected under 35 U.S.C. §103(a) as being unpatentable over *Watanabe et al.* (U.S. Pat. No. 5,675,641) in view of *Fujii et al.* (U.S. 6,128,263) and *Waller, Jr.* (U.S. Patent 5,268,527). Claim 6 is rejected under 35 U.S.C. §103(a) as being unpatentable over *Watanabe* in view of *Fujii* and *Waller, Jr.* as applied to claims 1-3 and 7 above, and further in view of *Fang et al.* (U.S. Patent 6,050,854). Claims 8-10 and 15 are rejected under 35 U.S.C. §103(a) as being unpatentable over *Keene* (U.S. Patent 5,553,220) in view of *Watanabe, Fujii* and *Waller, Jr.* Claims 13 and 14 are rejected under 35 U.S.C. §103(a) as being unpatentable over *Keene* in view of *Watanabe, Fujii* and *Waller* as applied to claims 8-10 and 15 above, and further in view of *Fang*. Applicants traverse these rejections on the grounds that these references are defective in establishing a *prima facie* case of obviousness.

Independent claims 1 and 8 each include:

Claim 1. An apparatus comprising:  
a first audio input/output (I/O) connector provided for coupling to a first audio I/O device;  
a second audio I/O connector provided for coupling to a second audio I/O device;

the first and second connectors being coupled to an audio controller;  
a transistor coupled to the first and second connectors and to ground, the  
transistor connected to pull the first device coupled to the first I/O  
connector to a zero voltage level when the second device is coupled to  
the second I/O connector;  
a primary audio input disable signal coupling; and  
a disabling device and a circuit element, the circuit element coupling a filter  
circuit with an inverting amplifier providing a DC blocking cap,  
whereby the primary audio input disable signal coupling, the disable device and  
the circuit element are coupled between the first and second I/O  
connectors.

Claim 8. A computer system, comprising:  
a processor;  
a memory coupled to the processor;  
an audio controller coupled to the processor;  
a first audio I/O connector coupled to the audio controller and provided for  
coupling to a first audio I/O device;  
a second audio I/O connector coupled to the audio controller and provided for  
coupling to a second audio I/O device;  
a transistor coupled to the first and second connectors and to ground, the  
transistor connected to pull the first device coupled to the first I/O  
connector to a zero voltage level when the second device is coupled to  
the second I/O connector;  
a primary audio input disable signal coupling; and  
a disabling device and a circuit element, the circuit element coupling a filter  
circuit with an inverting amplifier providing a DC blocking cap,

whereby the primary audio input disable signal coupling, the disable device and the circuit element are coupled between the first and second I/O connectors.

As the PTO recognizes in MPEP §2142:

...The Examiner bears the initial burden of factually supporting any *prima facie* conclusion of obviousness. If the Examiner does not produce a *prima facie* case, the Applicant is under no obligation to submit evidence of nonobviousness....the Examiner must step backward in time and into the shoes worn by the hypothetical 'person of ordinary skill in the art' when the invention was unknown and just before it was made....The Examiner must put aside knowledge of the Applicant's disclosure, refrain from using hindsight, and consider the subject matter claimed 'as a whole.'"

The references fail to teach or suggest the virtual configuration system and method defined by the claims and described in the description. Specifically, there is no teaching of a transistor coupled to the first and second connectors and to ground, the transistor connected to pull the first device coupled to the first I/O connector to a zero voltage level when the second device is coupled to the second I/O connector; a primary audio input disable signal coupling; and a disabling device and a circuit element, the circuit element coupling a filter circuit with an inverting amplifier providing a DC blocking cap, whereby the primary audio input disable signal coupling, the disable device and the circuit element are coupled between the first and second I/O connectors.

Therefore, there is simply no basis in the art for combining the references to support a 35 U.S.C. §103 rejection because the cited references fail to teach or even suggest the desirability of the combination. Moreover, the references fail to provide any incentive or motivation supporting the desirability of the combination.

The MPEP §2143.01 provides:

The mere fact that references can be combined or modified does not render the resultant combination obvious unless the prior art also suggests the desirability of the combination. *In re Mills*, 916 F.2d 680, 16 USPQ2d 1430 (Fed. Cir. 1990).

Therefore, the Examiner's combination arises solely from hindsight based on the invention without any showing of suggestion, incentive or motivation in either reference for the combination.

Thus, the Examiner's burden of factually supporting a *prima facie* case of obviousness has clearly not been met.

The Federal Circuit has, on many occasions, held that there was no basis for combining references to support a 35 U.S.C. §103 rejection. For example, in *In re Geiger*, the court stated in holding that the PTO "failed to establish a *prima facie* case of obviousness":

Obviousness cannot be established by combining the teachings of the prior art to produce the claimed invention, absent some teaching, suggestion or incentive supporting the combination. *ACS Hospital Systems, Inc. v. Montefiore Hospital*, 732 F.2d 1572, 1577, 221 USPQ 929, 933 (Fed. Cir. 1984).

The Federal Circuit has also repeatedly warned against using the Applicant's disclosure as a blueprint to reconstruct the claimed invention out of isolated teachings in the prior art. See e.g., *Grain Processing Corp. v. American Maize-Products*, 840 F.2d 902, 907, 5 USPQ2d 1798, 1792 (Fed. Cir. 1989).

More recently, the Federal Circuit found motivation absent in *In re Rouffet* , 149 F.3d 1350, 47 USPQ2d 1453 (Fed. Cir. 1998). In this case, the court concluded that the board had “reversibly erred in determining that one of [ordinary] skill in the art would have been motivated to combine these references in a manner that rendered the claimed invention [to have been] obvious.” The court noted that to “prevent the use of hindsight based on the invention to defeat patentability of the invention, this court requires the Examiner to show a motivation to combine the references that create the case of obviousness.” The court further noted that there were three possible sources for such motivation, namely “(1) the nature of the problem to be solved; (2) the teachings of the prior art; and (3) the knowledge of persons of ordinary skill in the art.” Here, according to the court, the board had relied simply upon “the high level of skill in the art to provide the necessary motivation,” without explaining what specific understanding or technological principle within the knowledge of one of ordinary skill in the art would have suggested the combination. Notably, the court wrote: “If such a rote invocation could suffice to supply a motivation to combine, the more sophisticated scientific fields would rarely, if ever, experience a patentable technical advance.”

Therefore, independent claims 1 and 8, and the claims dependent therefrom are submitted to be allowable.

In view of the above, it is respectfully submitted that claims 1-3, 6-10 and 13-15 are in condition for allowance. Accordingly, an early Notice of Allowance is courteously solicited.

PATENT  
Docket Number: 16356.739 (DC-02368)  
Customer No. 000027683

Respectfully submitted,



James R. Bell  
Registration No. 26,528

Dated: 5-28-04  
HAYNES AND BOONE, L.L.P.  
901 Main Street, Suite 3100  
Dallas, Texas 75202-3789  
Telephone: 512/867-8407  
Facsimile: 214/200-0853  
ipdocketing@haynesboone.com

A-161882\_1.DOC

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop AF, Commissioner For Patents, P.O. Box 1450, Alexandria, VA 22313-1450.	
on	<u>5/28/04</u>
Date	<u>MH</u>
Signature	<u>Nishi Pasarya</u>
Typed or Printed name of person signing Certificate	